Abstract-In bang-bang (BB) clock and data recovery circuits (CDR) limit cycles can occur, but these limit cycles are undesired for a good operation of the BB-CDR. Surprisingly, however, a little bit of noise in the system is beneficial, because it will quench the limit cycles. Until now, authors have always assumed that there is enough noise in a BB-CDR such that no limit cycle occurs. In this work, a pseudo-linear analysis based on describing functions is used to investigate this. In particular, the relationship between the input noise and the amplitude of eventual limit cycles is investigated. An important result of the theory is that it allows to quantify the influence of the different loop parameters on the minimal amount of input jitter needed to destroy the limit cycle. Additionally, for the case that there is not enough noise, the worst case amplitude of the limit cycle (which is unavoidable in this case) is quantified as well. The presented analysis exhibits excellent matching with time domain simulations and leads to very simple analytical expressions.
I. INTRODUCTION
C LOCK AND DATA recovery (CDR) using a phase locked loop (PLL) with a bang-bang phase detector (BB-PD) is an established technique in high speed applications [1] - [5] . These BB-PDs are simple, fast and accurate. However, the behavior of the CDR is highly non-linear which complicates the analysis. Nevertheless, there have been several publications which predict the characteristics of BB-CDR such as jitter transfer, jitter tolerance and jitter generation [6] - [8] . All these papers assume that the CDR operates in its normal working area, which means that the CDR does not have a limit cycle. In most applications, these limit cycles are undesired as they produce unwanted spurious tones or peaking in the recovered clock's output spectrum [9] . Hence, it is necessary to predict whether the CDR has a limit cycle.
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on the domain of digital BB-PLL [9] - [14] and very little research has been conducted about the occurrence of limit cycles in charge pump CDRs.
It is important to note that the analyses applied for digital PLLs cannot be easily mapped to a charge pump CDR: firstly, only PLLs are considered, which use a clock signal as input. In most cases this clock is provided from a very clean reference. This is very different from CDR applications where the reference jitter on the input data is the dominant noise source in the loop [9] . In addition, these analyses are performed in the digital domain. The considered loop filters are usually first order filters, while in CP-PLLs a second order loop filter is typically used.
In recent years, there has been some prior related work on limit cycles in bang-bang clock and data recovery circuits: e.g., in [15] , a stability analysis of BB-CDRs is performed. But, unlike in our work, no clear distinction is made between the case with or without limit cycles.
An important related work is [16] , where describing functions are used to elaborate on the jitter tolerance, the jitter generation and the jitter transfer. Throughout the core of the paper, it is assumed that there are no limit cycles in the system, but also a qualitative analysis about the amount of jitter that is needed to quench limit cycles is already included.
Our work is complementary to [16] , and provides an extensive and quantitative analysis of the occurrence of limit cycles in BB-CDRs. For this, describing function techniques as used in [16] , are further exploited. The proposed analysis is able to accurately predict the occurrence of a limit cycle as well as its amplitude. This leads to the quantification of the input jitter necessary to quench a limit cycle as well as the worst case limit cycle amplitude, as a function of the different loop parameters.
The paper is organized as follows: the bang-bang CDR is reviewed in Section II. In Section III, the pseudo-linear model using describing function theory for a BB-PD is presented. This model is incorporated in the CDR and the analysis is discussed in Section IV. The simulation results are given in Section V and the influence of the CDR design parameters is presented in Section VI. In Section VII, further analytical approximations are made, which result in easy-to-use equations for CDR design. Finally, Section VIII concludes the paper. Fig. 1 shows the schematic of a general charge pump (CP) clock and data recovery circuit (CDR). The CDR consists of a bang-bang phase detector (BB-PD), a charge pump, a loop filter and a voltage controlled oscillator (VCO). The BB-PD compares the edges of the incoming data with those of the recovered clock (RCLK). Depending on the arrival of a new data edge with respect to the edge of the RCLK, an early or late signal will be generated which will switch a current from or to the loop filter respectively. This loop filter adjusts the control voltage of the VCO to reduce the phase error. If no data transition occurs, the BB-PD does not generate any signal (early or late) and the VCO is not adjusted.
II. BANG-BANG CDR
This circuit is converted to a behavioral model in the phase domain which is represented by Fig. 2 . The BB-PD in the CDR is replaced by an ideal subtraction, a comparator, an edge detector and a zero-order hold (ZOH) block. The phase of RCLK is subtracted from the phase of the incoming data , followed by an ideal comparator. The edge detector outputs every period a "1," respectively a "0," when a data transition occurs or not. This signal is multiplied with the value of the comparator and is sent through the ZOH, resulting in a signal that only adjusts the control voltage when a data transition takes place. In [16] , the BB-PD is modeled as a slicer with a ternary output, resulting in an equivalent behavior. The combination of the CP, the loop filter and the VCO is equivalent to the linear block :
where represents the frequency of the zero, the frequency of the pole, the overall amplification factor of the linear block and the delay of the signal path through the CDR. This loop delay is the sum of all gate and component delays in the loop [17] and also includes any delay introduced by re-timing and demultiplexing the data in the PD [1] , [2] , [18] . Note that if has a value between and , also represents the unity gain frequency. In this paper the assumption is made that and will always be sufficiently larger than , such that the zero has little effect. For the sake of completeness, , and can be written down in terms of their component values ( Fig. 1 Fig. 2 . This model is a good approximation of the real system: it incorporates the early-late signal based on the sign of the difference of input phase and output phase , the update rate of the CDR, the transition density of the data, any delay introduced in the CDR, and different noise sources. Note that, this model is also a good representation for a standard phase locked loop when a data transition occurs every clock cycle.
Typically, the data period is much smaller than any time constant in the CDR. Therefore the intrinsic sample and hold operation of the BB-PD, represented by the ZOH block in Fig. 2 , can be approximated by a delay of [19] . To simplify further calculations, this delay is added to the delay of the linear block , resulting in the total delay :
As a result, the analysis can be performed in continuous time.
III. DESCRIBING FUNCTIONS: PSEUDO-LINEAR MODEL
The BB-PD is a highly non-linear block. A powerful method to analyze such a system is the describing function quasi-linearization technique [20] . Here, the input signal of the non-linearity is denoted by the phase error on Fig. 2 and can be decomposed in a sum of basic signal components: e.g., a DC bias , a sinusoid , or a random Gaussian process . For each component a best-fit linear gain is determined in order to minimize the mean-squared difference between the output of the approximation and the output of the non-linearity. Of course, if a large number of these basic signal components is present in the input signal, the complexity of the describing functions will increase. Fig. 3 visualizes this describing function model in the time domain for the case that the non-linearity is a comparator (Fig.  3(a) ). In this example the input of the non-linearity is decomposed in a sinusoidal component and a random Gaussian component . For each component there is a corresponding linear gain. The sum of the amplified signal components results in an approximation of the output signal of the non-linearity . This is represented by Fig. 3(b) , which is the original describing function model of [20] . To increase the accuracy, the linearization error , which is defined as the difference between the approximated output and the actual output ( Fig. 3(c) ), is included in our pseudo-linear model. This improvement was also already performed in [16] .
A. Random-Input Describing Functions
The simplest possible case to study the behavior of the CDR, correspond to the situation where there is only one signal component present at the input of the non-linearity . As noise is present in every system, this implies that this signal component originates from a random Gaussian process and will be denoted by . This signal component is normally distributed with zero mean and variance .
The non-linearity of the BB-PD can now be modeled by a single gain block (Fig. 4) , for which the gain is calculated using the random-input describing function (RIDF). Furthermore, the linearization error is also added to the model in Fig. 4 . In [16] , it was already proven that in this case the linearization error can be accurately modeled by an independent noise source which is uncorrelated to
. The values of the gain and the variance of the linearization error are given by [16] : (6) (7) where , and respectively represent the standard deviation of and , and the transition density of the data. These equations are valid if the bandwidth of the loop filter is much smaller than the data rate and the data transitions occur in a random manner (with probability ). 1 In our work, we assume that these conditions are also met and therefore (6) and (7) are adequate for further analysis.
Note that the gain factor is not a fixed value, but depends on the characteristics of the input signal of the non-linearity, i.e., the standard deviation . This is a typical property of describing functions.
B. Limit Cycles
In some cases, an oscillation can build up and be sustained by the CDR's feedback mechanism. The characteristics of the oscillation are a system property, and are independent on initial conditions. Such an oscillation is called a limit cycle [20] . Further on, the higher harmonics of the limit cycle oscillation, originating from the non-linearity of the BB-PD are neglected. This approach is justified, because the linear block filters the BB-PD output harmonics such that only a negligible part of the harmonics is fed back to the input of the BB-PD. Hence, the input of the BB-PD is approximated by the sum of a random Gaussian and a sinusoidal component. This way, the Gaussian-plus-sinusoid-input describing function (GSIDF) has to be applied instead of the simpler RIDF in order to correctly analyze the non-linear system.
C. Gaussian-Plus-Sinusoid-Input Describing Function
When a limit cycle with a non-zero amplitude is present, the phase error will consist of the sum of a random Gaussian component and a sinusoidal component . is normally distributed with zero mean and variance , while can be written as: (8) with the amplitude of the limit cycle, the frequency of the limit cycle and the instantaneous phase.
The describing functions of the BB-PD are now determined by the Gaussian-plus-sinusoid-input describing function. For a general non-linear element, denoted by , the describing functions can be written down as shown in [20] : (9) (10) where is the input of the non-linearity and is determined by the sum of a random Gaussian component and a sinusoidal component . By substituting the actual BB-PD characteristics in (9) and (10), the GSIDFs become: according to (12) as a function of the amplitude and the RMS jitter at the input of the non-linearity. .
In the equations above, , , and respectively represent the noise gain and sinusoidal gain, the amplitude of the sinusoidal component of (limit cycle) and the standard deviation of the noise component of . These equations look complex, but can be easily evaluated with modern mathematical tools: e.g., the sinusoidal gain is plotted in Fig. 6 as a function of for increasing values of . Fig. 6 clearly shows that the sinusoidal gain converges when the noise at the input of the non-linearity becomes negligible w.r.t. the sinusoidal component. For this envelope, the Gaussian-plus-sinusoid-input describing function is reduced to the (single) sinusoidal-input describing function (SIDF), for which the gain is inversely proportional to the amplitude [20] . In this analysis the input model of the BB-PD is approximated by a random Gaussian plus a sinusoidal component and the higher harmonics of the limit cycle are omitted. However, the linearization error still contains the harmonics originating from the non-linearity of the BB-PD. In order to simplify further analysis, the linearization error is approximated as random Gaussian noise. This allows to include the linearization error in the random Gaussian component of the output of the BB-PD and makes it possible to decompose the CDR into two GSIDF models: one for the sinusoidal component and another one for the random Gaussian component.
The variance of the linearization error can then be determined as [16] :
IV. PSEUDO-LINEAR ANALYSIS OF THE CP-CDR

A. System Relations
The GSIDF model of Fig. 5 is incorporated in the complete model of the CDR. This results in two block diagrams and is represented by Fig. 7 . The phase error , the output of the BB-PD and the output of the CDR are the sum of their random Gaussian and their sinusoidal component, i.e., at every node we can write:
When this system is excited by only a random Gaussian process, any sinusoid appearing in the system would have to be caused by a limit cycle (which, as discussed above, is approximated by its fundamental sinusoidal component). The condition for self-oscillation is given by: (14) with the oscillation frequency of the limit cycle for which reaches 180 phase lag, i.e., the Barkhausen criterion. In addition, the random Gaussian component in the CDR must satisfy the following equations:
where and are given by (11) and (12), and , and are respectively the linearization error, the input noise, and the random Gaussian component of the phase error. Finally, the variance of the phase error is calculated by integrating the power spectral density over the noise bandwidth :
where and are the power spectral densities of the input random jitter and the linearization error. The noise bandwidth reaches from DC to , due to the fact that the system only reacts on a data edge and hence implicitly incorporates a sampling operation [16] . To match with the simulations (see Section V, VI), also a narrow band around the oscillation frequency was removed, because (as outlined in Section V-A) resonating noise can not be distinguished from a limit cycle in the simulations.
Without loss of generality, the phase noise of the VCO is incorporated in the input noise . This is shown in Fig. 8 : the phase noise of the VCO can be split and transferred such that directly adds to the output and also the input of the loop. In this way, the total noise contribution at the input can be written as where:
Furthermore, the addition of at the output is outside the feedback loop and does not influence the limit cycle behavior.
Further on, is approximated as white noise, which simplifies the pseudo-linear analysis. This simplification is valid in most CDR applications, where the input jitter is the dominant source of phase noise. However, if the phase noise of the VCO is not negligible w.r.t. the input noise than a more accurate model for the phase noise has to be used (see, e.g., [21] ). But this is outside the scope of this work. Now, (11)- (14) and (18) are combined to constitute a system of equations, where the different parameters are recursively dependent on each other. Every realistic solution of this system with 5 equations and 5 unknowns for a given value of indicates the existence of a limit cycle.
B. Algorithm
Eventually, we want to solve this system of equations such that we obtain the amplitude of the limit cycle as a function of the input jitter . This however requires several calculation iterations due to the recursive dependencies. A way to circumvent this, is described in Algorithm 1. This algorithm calculates the input jitter as a function of the limit cycle amplitude and consists of the following steps: firstly, the assumption is made that a limit cycle exists and hence the GSIDF analysis is applicable.
Subsequently, the amplification factor that causes a limit cycle is determined according to (14) . Thereafter, the amplitude of the limit cycle is swept. For each value of represented by and given the gain , the corresponding standard deviation of the noise component of the phase error is calculated by inverting (12) . This is a numerical procedure, but with contemporary numerical tools this can be easily determined. The obtained value of , in addition to the given amplitude , gives rise to a sinusoidal gain equal to . Then for each set of and , we can immediately calculate and by utilizing (11) and (13) . Finally, (18) is rearranged, such that the corresponding can be determined by (19) : (19) with and given by (16) and (17) respectively. With the procedure described above, will give rise to the determined values of , , and . Note that this algorithm requires no iterations in the calculation of , , , , and for a particular value of .
C. Application of the Algorithm
Using the algorithm above, the relation between the amplitude of the limit cycle and the corresponding RMS input jitter is calculated. This is done for a BB-CDR with the following parameters: , , , and . These parameters are of the order of the parameters used in a currently developed system in our design group. The large delay is due to the parallelization of the BB-PD and the demultiplexing of the data in the BB-PD. In addition, we assume that random data is received at the input of the BB-PD. The probability that a transition occurs for the data sequence is 0.5 and this is thus equal to the transition density .
The calculated result is presented in Fig. 9 . From the plot it is clear that in the case that no input jitter is present, the CDR has a limit cycle with a worst case amplitude of . In addition, Fig. 9 shows that above a certain value of there is no corresponding solution for . This means that the noise is large enough to destroy the limit cycle. For lower input noise levels the limit cycle is stable. The transition point is called the threshold RMS input jitter . This is the predicted transition point where the CDR stops to have a limit cycle. 
V. SIMULATION RESULTS
A. Spectra
To validate the theory, several time domain simulation were performed. For a first batch of simulations, the same BB-CDR is used as the one that was used for the calculation of Fig. 9 . Some resulting power spectra of for several values of RMS input jitter are given in Figs. 10, 11 , and 12.
In Fig. 10 , the RMS input jitter is equal to . According to the theory no limit cycle is present in the CDR and the Fig. 11 . The power spectrum of the same CDR as in Fig. 9 for an input noise level . The simulation results are compared to the prediction where the CDR does not contain any limit cycles: i.e., the RIDF and to the prediction where a limit cycle is present in the CDR: i.e., the GSIDF. prior art RIDF prediction [16] should perfectly match the simulation. The calculated RIDF prediction is also shown in Fig. 10 and it is clear that the simulation and the calculation match nearly perfectly. We can thus conclude that our theory correctly predicts that there is no limit cycle present in the BB-CDR. As a result the RIDF theory correctly models the behavior of the BB-CDR. On the other hand, in Fig. 11 , the RMS input jitter is equal to . Now, the theory indicates that a limit cycle is present. We expect that the random-input describing function model is inadequate and there will be no match between the simulation and RIDF calculation. This is illustrated in Fig. 11 , where it is readily observed that the correspondence with the RIDF is poor. In this case however, the Gaussian-plus-sinusoid-input describing function (GSIDF) prediction should be valid and is also compared to the simulation in Fig. 11 . It is clear that it matches much better than the RIDF result. Nonetheless, there is a small discrepancy between the simulation results and the GSIDF prediction. The reason is that the self-oscillation in the GSIDF is modeled as a perfect sine wave (which corresponds to an infinitely narrow line in the spectrum). However, due to the noise in the system, the actual self-oscillation exhibits some phase noise (which corresponds to a wider peak). This effect is well known in the community of oscillator specialists (see, e.g., [21] , [22] ), and is neglected here. Additionally, the simulated power spectrum also shows a small peak around 100 MHz, which is the third harmonic of the limit cycle oscillation. It originates from the non-linearity of the BB-PD, which is lost in the linearized describing function model. Higher harmonics of the limit cycle, however, are greatly suppressed by the linear block . This is confirmed by the fact that the third harmonic is very small and higher order harmonics are invisible. Apart from these two second-order effects, the GSIDF calculation matches the simulation almost perfectly.
Finally, for values of close to the threshold RMS input jitter there is a transition region between a false and a correct prediction by the RIDF theory. Fig. 12 shows that the RIDF prediction coincides with the GSIDF prediction. These calculations are compared to the simulated results and Fig. 12 illustrates that the theory closely predicts the simulation results. However, the figures discussed above show that it is difficult to distinguish jitter peaking from a limit cycle. This makes it challenging to determine the actual amplitude of the limit cycle from the simulation results in the frequency domain. Therefore, the amplitude of the limit cycle is measured in the time domain as proposed in the next section.
B. Amplitude Estimations of the Limit Cycle
Here, time domain simulations were performed with the same BB-CDR parameters as those used in the calculations in Fig. 9 . A random Gaussian noise source is applied to the input of the behavioral model for which the variance is swept over multiple simulations. For each value of , the amplitude of the limit cycle is estimated from the simulation results as follows: a curve fitting algorithm is used to match a sine wave to the time domain simulation data. This allows us to calculate the amplitude of the limit cycle component in the signal and the variance of the noise component of the phase error . However, a data transition does not occur every clock cycle and this influences the behavior of the limit cycle. Therefore, for each simulation the entire set of simulated data (2e6 time steps) is divided into small parts which contain 10 limit cycle periods. The amplitude is estimated for each part and is then averaged out.
However, the curve fitting algorithm has a pitfall: even if the limit cycle amplitude is zero, this algorithm will estimate a nonzero (be it small) value for the limit cycle amplitude. This is due to the presence of noise power at the frequency where the amplitude is estimated. To detect this situation, the signal-to-noise ratio (SNR) of the limit cycle is calculated as well. If this SNR is very small, it is concluded that the above described situation occurs and the solution is rejected. A signal-to-noise ratio of 6 dB is taken as decision criterion: simulation results with a SNR lower than 6 dB are rejected.
The results of the simulations are added to Fig. 9 . By comparing the simulation results with the calculated values, its is clear that the theory closely predicts the amplitude of the limit cycle. Furthermore, the (numerical) procedure is about three orders of magnitude faster than the simulation approach for an equal number of data points.
VI. INFLUENCE OF THE CDR DESIGN PARAMETERS
Now that we are able to predict the amplitude of the limit cycle, the next step is to study the influence of the different CDR design parameters. In order to perform a useful study from a designers point of view, an asymptotic approximation is made of the limit cycle amplitude characteristic. This is also added to Fig. 9 . The asymptotic approximation is made as follows: if there is a limit cycle, its amplitude is approximately the worst case amplitude and if the noise is larger than the threshold RMS input jitter , there is no limit cycle. In this way, the limit cycle amplitude characteristic is reduced to two essential, enveloping figures: i.e., the worst case amplitude and the threshold RMS input jitter . The influence of the different CDR design parameters on these two figures is further examined.
A. Worst Case Limit Cycle Amplitude
Firstly, the worst case amplitude of a limit cycle and its dependence on the gain , the pole and the total loop delay is investigated. As already mentioned, the zero is assumed to be sufficiently small such that it has little influence. Therefore, this parameter is not considered. Also the cases where the bandwidth of the CDR becomes significant w.r.t. the data rate are rejected. This only occurs when both and are very large. Under these conditions, the derived describing functions are no longer valid.
The calculated and simulated results are displayed in Fig. 13 . It illustrates the effect of , and on the worst case limit cycle amplitude . The plot shows that the worst case limit cycle amplitude and the gain are linearly proportional. The pole has only a modest effect on the worst case limit cycle amplitude : a large increase of the pole frequency will only cause a small decrease in . Furthermore for large values of , although not obvious from the figure, there is also a linear relation between the delay and the worst case limit cycle amplitude . However, for small values of , rises less than proportional with increasing . From Fig. 13 , it can be concluded that the theory closely predicts the simulation results.
Now that the influence on the worst case limit cycle amplitude is examined, it is important to investigate whether this limit cycle prevents correct data recovery. To assume successful data recovery, a reasonable threshold for the worst case limit cycle amplitude is chosen: i.e., . This threshold is also displayed on Fig. 13 , together with the worst case amplitude of the CDR design discussed earlier (Fig. 9) . The plots show that most CDR designs (including the design discussed in Fig. 9 ) have a worst case limit cycle amplitude which is sufficiently small to successfully recover the input data. However, an increase in delay and in the gain of the linear block could lead to large amplitudes which can greatly influence the correct operation of the data recovery. 
B. Minimal Input Noise to Quench a Limit Cycle
As shown in the previous section, the worst case amplitude of a limit cycle is sufficiently small in most CDRs. However, a limit cycle causes severe jitter peaking as demonstrated in Fig. 11 . As a result, a limit cycle should be avoided in CDR application where the recovered clock is further utilized in the system. Therefore, it is interesting to study how much noise is needed to quench the limit cycle. The results of this study are shown in Fig. 14 . Here, the threshold RMS input jitter (as defined above) is represented as a function of the CDR parameters. Both the theoretical result (based on the describing function theory) as well as the experimental result (obtained from simulations such as described above) are shown.
The effect of , and on the threshold RMS input jitter is illustrated by Fig. 14 . The threshold RMS input jitter is directly proportional to the gain . Additionally, the pole has a modest effect on the threshold RMS input jitter . Fig. 14 also shows the effect of on the threshold RMS input jitter
. For large values of , there is a linear relation between the total delay and threshold RMS input jitter . For small values of , the threshold RMS input jitter rises less than proportional with increasing delay. Fig. 14 show that the theory accurately predicts the simulation results. Additionally, the CDR used in previous simulations (i.e., Fig. 9 ) is indicated on Fig. 14. This figure shows that the threshold RMS input jitter is equal to 21 mrad. In practice, a RMS input jitter of 4 ps is not uncommon for a data rate of 10 Gb/s. This corresponds to 250 mrad, which is more than sufficient to avoid limit cycles in the discussed CDR. Fig. 14 shows that, in general, there is enough noise present to avoid limit cycles. Only in designs where limited input jitter is expected, the loop characteristics should be evaluated to ensure no unwanted or excessive limit cycles arise.
Note that Fig. 14 and the relations described above are very similar to Fig. 13 and the relations w.r.t.
. Intuitively, a limit cycle with a higher worst case amplitude will require more input jitter to quench the limit cycle and thus results in a higher threshold RMS input jitter . VII. FURTHER ANALYTICAL APPROXIMATIONS While the previously developed theory matches excellently with the simulation results, it does not provide simple design intuition. This is because we still need to solve a system of equations, due to the interdependencies of , , , , , and , in order to find the results. To overcome this, analytical approximations are made in order to obtain closed form equations both for the worst case amplitude and the threshold RMS input jitter .
A. Worst Case Limit Cycle Amplitude
As shown in Fig. 9 , the worst case amplitude occurs for small values of the input noise level . Unfortunately, this does not allow a direct simplification of the describing functions of (11) and (12) because they depend on the noise level at the input of the non-linear block and not on the overall input noise level . According to (18) , the noise level is a complex function of the describing functions, the input noise level and the standard deviation of the linearization error .
By taking the limit of (19) for small loop bandwidths, a spectacular simplification can be obtained: the contribution of the linearization error (i.e., ) will be nearly entirely filtered out. Hence, in this case, the limit corresponds to . Now, the Gaussian-plus-Sinusoid-Input Describing Function collapses to the sinusoidal-input describing function (SIDF), which equals [20] : (20) According to the Barkhausen criterion (14) , this gain has to be equal to for a limit cycle to occur. Hence, the oscillation frequency and are described by the following relations:
(21) defines the oscillation frequency implicitly and should be inverted to evaluate , but this is very simple. Note that is fixed and only depends on , and . Substituting (22) in (20) , yields the maximum amplitude of the limit cycle :
If the pole is at a sufficiently high frequency relative to , this equation can be further simplified:
From (23) and (24) it is clear that is proportional to and that there is a linear relation between the and (if is at a sufficiently high frequency). This corresponds well to the results of Section VI.
In order to determine the accuracy of the made approximations, a scatter plot is displayed in Fig. 15 . This plot shows the approximation of (23) versus the simulation result of obtained from many simulation runs. Here, the values of , and were varied over the same range as in Figs. 13  and 14 . Also, three cases of the transition density were considered. From this figure it is clear that the approximate expression matches the simulation very well. 
B. Minimal Input Noise to Quench a Limit Cycle
To find a simple approximation for the threshold RMS input jitter , we start from the observation that it corresponds to the case where the amplitude of the limit cycle goes to zero. In this case, the GSIDF for the sinusoidal gain (12) reduces to:
(25) Again, we face the problem that is a complex function of , and . To overcome this, once more the limit of (19) for a small loop bandwidth is taken, which results in . By combining this approximation and (25) with the Barkhausen criterion, we obtain an explicit equation for :
By combining (23) with (26), we can cast this in the following form: (27) which clearly indicates the relation between and . The equation provides, in combination with (21) and (23), a very simple way to assess the possibility of limit cycles in a BB-CDR.
Analogous to Fig. 15 , Fig. 16 shows a scatter plot of the approximation of (27) versus the entire batch of simulation results. It is clear that there is a good matching between the analytical approximation and the simulations.
VIII. CONCLUSION
In this paper the influence of noise on the BB-CDR operation is investigated using describing function techniques. The results of this mathematical method were found to exhibit very good matching with time domain simulations.
In particular, the occurrence and the amplitude of a limit cycle is determined as a function of the input noise level. Our analysis allows to calculate the worst case amplitude of a limit cycle and to determine the minimal amount of noise necessary to avoid limit cycling as a function of the different CDR loop parameters. For this, the simple analytical approximations of (21), (24), and (27) were found, which can be used for a fast assessment of the limit cycle sensitivity of a BB-CDR.
Based on our analysis, it appears that in most CDR systems, there is sufficient noise present to avoid limit cycling. Even in the case that the input jitter level is too small to avoid limit cycling, it is still likely that the amplitude of the limit cycle will be small enough to allow a correct data recovery operation. However, in this case the recovered clock will contain significant jitter peaking, which may be unacceptable. The most dangerous situation occurs when the CDR loop filter has a large delay and a high linear gain.
